VLSI
Reduced clock load master slave register
Non-Ideal Clock Signal
Schematic Diagram
Overlapping Clock Pairs

Lec-98 : https://youtu.be/ifFb74jNTaQ
Lec-99 : https://youtu.be/wG1ilc6s5_Q