Digital IC Design - VHDL
Conditional and selected signal assignment statements

Lec-15 : https://youtu.be/KkqcH-6Ndug
Lec-17 : https://youtu.be/2BwXQCIw4dg