DRAM Address Mapping, Row Buffer Management, DRAM Scheduling, Cylinder Skew,