RISC architecture, MIPS processor,unpipelined/pipelined workflow, RISC MIPS Instruction pipelining, pipelining RISC datapath, fetch, decode, execute, mem store, register writeback