Instruction cycle, Processor-memory interaction, Byte ordering, Instruction set architecture, Addressing modes